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Luisa Petti, Member, IEEE, Stefan Knobelspies, Giuseppe Cantarella, Mathieu Luisier, Giovanni A. Salvatore,
and Gerhard Tro¨ster, Senior Member, IEEE
Abstract—In this work, we present a novel method to re-
duce the subthreshold swing of field-effect transistors below
60 mV/dec. Through modeling, we directly relate trap charge
movement between the gate electrode and the gate dielectric to
subthreshold swing reduction. We experimentally investigate the
impact of charge exchange between a Cu gate electrode and a
5 nm thick amorphous Al2O3 gate dielectric in an InGaZnO4
thin-film transistor. Positive trap charges are generated inside
the gate dielectric while the semiconductor is in accumulation.
During the subsequent de-trapping, the subthreshold swing di-
minishes to a minimum value of 46 mV/dec at room temperature.
Furthermore, we relate the charge trapping/de-trapping effects to
a negative capacitance behavior of the Cu/Al2O3 metal-insulator
structure.
Index Terms—Subthreshold swing (SS), field-effect transistor
(FET), charge trapping, negative capacitance (NC), thin-films.
I. INTRODUCTION
RECENTLY, novel paths for steep subthreshold swing(SS) devices have received increased attention due to the
need for lower power dissipation and higher energy efficiency
in modern electronics. One of the main reasons has been
the approach of intrinsic physical limits in conventional field-
effect transistors (FETs), whose SS cannot be reduced below
60 mV/dec at room temperature [1]. This inherent scaling limit
has triggered the investigation of various alternative device
technologies and principles. The alteration of the channel
conduction mechanism has been facilitated in tunnel-FETs [2],
[3] and impact-ionization-FETs [4]. Other approaches target
gate-amplification in suspended-gate structures [5], [6] or with
ferroelectric materials [7]–[9]. The latter ones have particularly
been known as negative capacitance (NC) devices [6], [7].
NC has been observed in a variety of physical systems since
the 1970’s [10]–[12]. Until today, NC has been reported in
e.g. electrochemical systems (batteries [10]), optoelectronics
(e.g. light-emitting diodes [13]–[15] and laser diodes [13]) as
well as electronic devices (e.g. FETs [16] and Schottky diodes
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[17]–[19]). In most cases, the phenomenon has been observed
in the presence of traps for a wide range of materials such
as silicon [20], [21], III-V semiconductors [13], [16], [18],
[22], [23] and organic semiconductors [14], [15], [24]. Since
Salahuddin [7] proposed the application of NC for steep SS
FETs, ferroelectric materials have been subject of a number
of reports showing their NC properties [25]–[27]. However,
the other abovementioned materials and underlying physical
phenomena, exhibiting NC, have so far not become popular
in the race for steep SS devices.
Up to now, charge trapping has been avoided when aiming
for an improved SS as it typically deteriorates FET switching
[28], [29]. Nevertheless, recent work proposed charge trapping
from the gate electrode as an approach to increase the gate
capacitance leading to an increased drain current ID [30].
Similarly, charge exchange between the gate electrode and
a floating gate metal embedded into the gate stack has been
lately investigated for a reduction of the operating voltage [31].
In this work, we evaluate a new approach by demonstrating
that charge trapping can be used as a tool to decrease the SS.
Through modeling, we demonstrate how the gate electrode-
dielectric charge exchange rate can cause effective switching
amplification. Our experimental validation shows a minimum
SS of 46 mV/dec at room temperature for charge de-trapping,
thus delivering the desired break-through of the 60 mV/dec-
limit. Furthermore, we experimentally confirm that NC behav-
ior can be observed in our constituted material stack. Our work
provides a starting point for the investigation of novel avenues
for steep SS devices.
II. DEVICE CONCEPT AND ARCHITECTURE
In this section, the basic device concept for the theoretical
modeling and the experimentally realized device architecture
are presented. The device concept is based on charge ex-
change between the gate electrode and the gate dielectric (see
Fig. 1(a)). The charge exchange requires trap states within
the gate dielectric (shown in light blue) which can be filled
or emptied by adjusting the gate metal’s Fermi level. The
formation of trap charge inside the gate dielectric leads to
a trap charge voltage VCh, which has a capacitive interac-
tion with the semiconductor channel via the gate dielectric.
The energy position of the gate metal’s Fermi level can be
controlled by the externally applied gate-source voltage VGS.
Hence, VCh is a function of VGS. The gate current IG is used
to monitor the trap charge movement from the gate side into
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Fig. 1. Device concept. (a) The schematic illustrates the charge exchange
between the gate electrode and the gate dielectric resulting in a trap charge and
a trap charge voltage VCh. (b) The corresponding band diagram displays the
effect of the gate-source voltage VGS on the gate dielectric and semiconductor
in dashed lines. The effect of a positive VCh causes additional band bending
for the gate dielectric and semiconductor. For the modeling, the linearized
simplification marked in light blue is assumed.
the dielectric. The band diagram of the gate stack at positive
VGS is displayed in Fig. 1(b). The situation without any trap
charge is represented by the dashed black lines showing band
bending in the semiconductor (accumulation) and the voltage
drop over the gate dielectric. The existence of positive trap
charge causes then additional semiconductor band bending and
a non-linear down-bending of the gate dielectric. The non-
linearity is caused by the finite distance of the trap charge from
the gate electrode and its spacial distribution. For simplicity,
we assume for the modeling that the gate dielectric band shift
is linear and VCh is located at the interface between the gate
dielectric and the gate metal (light blue).
In Fig. 2, the experimental device architecture, which leads to
the constituted device concept, is introduced. The gate dielec-
tric with intrinsic trap states is realized by low-temperature
atomic-layer deposition (ALD) of Al2O3. An optical micro-
graph of an experimentally realized thin-film transistor (TFT)
is shown in Fig. 2(a). The device is fabricated on a free-
standing 50 µm thick polyimide foil as described in [32].
Fig. 2(b) displays the cross-section of a TFT in a scanning-
electron microscope (SEM) image and in a transmission-
electron microscope (TEM) image superimposed with an
element mapping by energy-dispersive x-ray spectroscopy
(EDX). The semiconductor consists of 15 nm thick InGaZnO4
(IGZO) [33] and the Al2O3 gate dielectric is 5 nm thick.
The gate electrode is formed by 20 nm thick Cu. For the
source/drain electrodes, Ti/Au/Ti (5/30/5 nm) is used.
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Fig. 2. Experimentally realized thin-film transistor (TFT). (a) Optical mi-
crograph of a thin-film transistor with a channel width of 100 µm and a
channel length of 20 µm. (b) Cross section of a thin-film transistor (TFT).
Top: scanning-electron micrograph (SEM), bottom: energy-dispersive x-ray
spectroscopy (EDX) element mapping superimposed on transmission-electron
micrographs (TEM). Source/drain electrodes, semiconductor, gate dielectric
and gate electrode are Ti/Au/Ti, IGZO, Al2O3 and Cu, respectively. The Pt
coating was applied prior to SEM imaging.
III. ELECTRICAL CHARACTERISTICS
The transfer characteristic of a TFT at two different maxi-
mum gate-source voltages VGS,max is presented in Fig. 3(a).
The characteristics at VGS,max = 1 V and VGS,max = 2 V
have been acquired at sweep rates of 5.5 mV/s and 11 mV/s,
respectively. We also investigated faster sweep rates up to
1600 mV/s and found similar behavior compared to the results
that are presented here. The TFT shows a counter-clockwise
hysteresis in ID, which indicates a positive charge trapping
when VGS is positive. IG exhibits an increase due to channel
electron tunneling through the gate dielectric (i.). In the back
sweep, IG has a peak around VGS = 0 V, which represents
the de-trapping of the positive charge (ii.). The forward sweep
SS is not significantly influenced by charge trapping showing
a minimum value of >80 mV/dec, whereas the minimum
back sweep SS is strongly reduced yielding 54 mV/dec
and 46 mV/dec for VGS,max = 1 V and VGS,max = 2 V,
respectively (Fig. 3(b)). The reduction of the SS is caused
by simultaneous de-trapping of the positive charge and the
semiconductor transition from accumulation to depletion. The
material parameters, such as gate dielectric thickness and gate
electrode material, influencing the charge trapping/de-trapping
behavior and related device physics are investigated in detail
in [32]. The output characteristic of the TFT is displayed in
Fig. 3(c) with typical linear and saturation regimes. The slight
ID reduction at VGS = 2 V and VDS > 2 V can be attributed
to de-trapping on the drain side as the gate-drain voltage VGD
reaches values down to -0.5 V.
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Fig. 3. Electrical characteristics of an experimentally realized thin-film transistor (TFT). (a) Transfer characteristic of a TFT for two different maximum
gate-source voltages VGS,max, where (i) indicates the channel electron tunneling gate current (IG) generating positive charge and (ii) indicates the de-trapping
IG. (b) Subthreshold swing SS of the device shown in (a). The back sweep SS is reduced from simultaneous de-trapping of the positive charge. (c) Output
characteristic of the TFT.
IV. MODELING
The modeling section is divided into the fitting of the
experimental data (A.) and the theoretical modeling of SS (B.).
For that purpose, it is assumed that VCh impacts ID through
a capacitive coupling to the semiconductor surface potential
Ψsem and that VCh acts as a VGS-controlled voltage source at
the gate in superposition with VGS.
A. Fitting of the experimental data
The de-trapping by resonant tunneling reveals the trap
charge energy distribution where the current peak represents
the energy center of the trap charge [34]. Its relation to VGS
(i.e. the gate metal’s Fermi energy) can be used to assess
the impact of the changing trap charge on the TFT switching
characteristics. The de-trapping of the trap charge as a function
of VGS is weighted by computing the integral of the negative
back sweep IG (green) over VGS, yielding the de-trapping
function F(VGS) (red) (see Fig. 4). A relative measure for the
amount of trap charge can then be approximated by γ(VGS)
= (1-F/Fmax), where Fmax is the maximum value of F (in this
example at VGS = −2 V). Hence, γ is a normalized version of
F, where initially γ = 1, and finally γ = 0 after the de-trapping
is completed.
The flow chart in Fig. 5 represents the functional sequence
of the fitting procedure. The abovementioned determination of
the fitting function is represented in steps 1 and 2.
The impact of the capacitively coupled trap charge on the
semiconductor channel can be described by the voltage VCh,
which is justifiable as the charge is proportional to the voltage
in a capacitor (QCh = CCh·VCh). The use of VCh facilitates
the superposition with VGS and enables fitting without the
exact knowledge of the amount of charge QCh or its distance
from the semiconductor channel (which is embedded in the
trap charge capacitance CCh). Thus, the relative change of
VCh is described by VCh(VGS) = γ(VGS)·VCh,max, where
the maximum amount of trap charge is represented by the
maximum trap charge voltage VCh,max (step 3). VCh,max is
used as a fitting parameter. It is assumed that the ID of the
VGS forward sweep is negligibly influenced by charge trapping
and thus it is regarded as a reference for the fitting procedure.
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Fig. 4. Gate current IG in a thin-film transistor. (i.) and (ii.) denote the positive
charge trapping and de-trapping, respectively. The negative IG peak represents
the charge energy distribution in the gate dielectric [34]. The integral of
IG yields the de-trapping function F(VGS). The fitting factor γ(VGS) is
defined by the normalized integral in the form of γ(VGS) = (1-F/Fmax).
The application of γ(VGS) for the fitting is described in Fig. 5.
The fitting approach directly relates the forward sweep ID to
the back sweep ID thereby utilizing the extracted de-trapping
function (i. e. γ). The superposition of VCh and VGS is
realized by applying VCh as a shift of the reference (forward)
ID on the VGS axis (step 4). VCh,max is iteratively changed
until the fit (shifted forward sweep ID) and the experimental
back sweep ID agree with each other (steps 5 and 3*). Finally,
the SS of the fit and the experimental data are compared
(step 6). An exemplary final fitting result for ID is reported in
Fig. 6, while Fig. 7 shows VCh,max and the static threshold
voltage shift ∆VTh as a function of VGS,max. The rise of both
quantities demonstrates increased charge trapping for higher
VGS,max, which is caused by an increased tunneling IG for
higher positive VGS [32].
B. Theoretical modeling of the subthreshold swing (SS)
In accordance with Fig. 1(b), we assume that the trap
charges generate VCh which acts on Ψsem in superposition
with VGS. The introduction of VCh into the system leads to the
following relationship for the voltages in the MOS structure:
VGS + VCh(VGS) = Ψsem + VDE(Ψsem) + VFB , (1)
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Fig. 5. Procedure for fitting the back sweep drain current ID of a thin-film transistor using the forward sweep ID as a reference and the back sweep gate
current IG for the relative de-trapping distribution.
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Fig. 6. Thin-film transistor transfer characteristic after fitting the back sweep
drain current ID using the forward sweep ID as a reference and the gate
current IG for the relative trap charge distribution. (i.) and (ii.) denote the
positive charge trapping and de-trapping, respectively.
where VDE is the voltage over the gate dielectric and VFB
is the flat-band potential. From [35], we know that the sub-
threshold ID can be approximated with ID ≈ exp(β ·Ψsem)
with β = q/(kB · T), where q is the elemental electric charge,
kB is the Boltzmann constant and T is the temperature. The
equation for the subthreshold slope S is given by
S =
∂(log10(ID))
∂VGS
. (2)
Consequently, the relationship between S and Ψsem is
S =
β
ln(10)
·
∂Ψsem(VGS + VCh(VGS))
∂VGS
. (3)
In our case, Ψsem also depends on VCh which is a function of
VGS. With β0 =
β
ln(10) , this leads to the following expression
Fig. 7. Maximum fitted trap charge voltage VCh,max and measured static
threshold voltage shift ∆VTh as a function of the maximum gate-source
voltage VGS,max.
for S:
S = β0 ·
∂Ψsem
∂(VGS + VCh(VGS))
·
∂(VGS + VCh(VGS))
∂VGS
. (4)
The first part of this equation, declared as S0, is identical to
S for a standard FET [35] and the second part provides our
amplification factor αS. Therefore, (4) can be simplified to
S = S0 ·
(
1 +
∂VCh(VGS)
∂VGS
)
= S0 · αS . (5)
The final SS expression becomes
SS = S−1 = SS0 ·
1
αS
. (6)
Thus, we have found that αS depends on the change rate of
VCh.
In the following, we verify that our experimentally realized
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TFT complies with the above described theoretical model and
that the obtained αS accurately describes the SS change in our
devices. As a starting point, we plot VCh, that was obtained
by the previously described fitting approach, as a function of
VGS. The resulting VCh for two different VGS,max is displayed
in Fig. 8, while the marked slopes indicate the regions with
the highest change rate. With the help of (5), the VCh vs.
VGS dependence can be numerically transformed into αS
(valid for VGS <VTh). The result is shown in Fig. 9 together
with the experimentally obtained back sweep SS. Evidently,
the magnitude of ∂VCh/∂VGS + 1 (i.e. αS for VGS <VTh)
rises with a greater VGS,max. Additionally, the VGS positions
for the maximum of ∂VCh/∂VGS + 1 and the minimum SS
approach each other for greater VGS,max, which results in
an increased impact of the charge de-trapping on the TFT
switching. The shift of this de-trapping maximum towards
negative VGS indicates that the trap charge distribution extends
into a greater depth within the gate dielectric. Our calculations,
and especially the result shown in (6), are validated in Fig. 10.
The forward sweep SS (not shown) is shifted by VCh, which
corrects for the static impact of VCh. Then, the shifted forward
sweep SS (blue) is divided by αS (black). The results (red)
match with the experimental back sweep SS (green) and hence
confirm the validity of our modeling approach. The minimum
forward sweep SS divided by αS for different VGS,max is
compared to the experimental back sweep SS in Fig. 11.
V. IMPEDANCE-VOLTAGE MEASUREMENTS
The confirmation of the capacitive coupling of VCh to the
FET channel lets us conclude that our experimentally investi-
gated device stack contains NC components which cause the
SS reduction. Consequently, we investigate their existence in
impedance-voltage measurements. For that purpose, we com-
pare Cu-Al2O3-IGZO metal-oxide-semiconductor (MOS) ca-
pacitors and Cu-Al2O3-Ti/Au/Ti metal-insulator-metal (MIM)
capacitors. The resulting capacitance density, extracted with
the parallel RC circuit model from the impedance measure-
ment, and phase θ are displayed in Fig. 12(a) and Fig. 12(b),
respectively. The MOS capacitor has the typical semiconductor
capacitance transition from depletion to accumulation with
a counter-clockwise hysteresis caused by the positive VCh.
V  = 2 VGS, max
V  = 1 VGS, max
GS
∂V
/∂V
 + 
1 
Ch
GS
Fig. 9. ∂VCh/∂VGS + 1, which constitutes the amplification factor αS
for VGS <VTh, as a function of the gate-source voltage VGS for two
different maximum gate-source voltages VGS,max. The overlap of αS with
the subthreshold swing SS shows the effect on the switching behavior of the
thin-film transistor.
forward sweep 
shifted by -V   Ch
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shifted forward sweep
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∂V
/∂V
 + 
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Fig. 10. Application of ∂VCh/∂VGS + 1, which constitutes the amplification
factor αS for VGS <VTh, to the shifted forward sweep subthreshold swing
SS showing the agreement of experimental and modeled back sweep SS.
Fig. 11. Minimum subthreshold swing SS for different maximum gate-source
voltages VGS,max. The measured back sweep SS is compared to the fit which
consists of the measured forward sweep SS divided by the amplification factor
αS.
Interestingly, the MIM capacitor shows NC (positive phase θ)
at positive voltage, which occurs when the charge generation
has a high rate and the tunneling current is large (see also IG in
Fig. 3(a)). This configuration appears to be similar to the NC
reported in Schottky diodes under forward bias condition [17]–
[19], which has mainly been observed at low frequencies [17],
[18] and is related to charge carrier capture/emission processes
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Fig. 12. Impedance-voltage measurement of a Cu-Al2O3-IGZO metal-oxide
semiconductor (MOS) capacitor and a Cu-Al2O3-Ti/Au/Ti metal-insulator-
metal (MIM) capacitor measured at a frequency of 1 Hz. (a) Capacitance
density extracted with the parallel RC circuit model (inset). The MIM
capacitor exhibits negative capacitance at positive voltage. (b) Phase θ, the
phase of the MIM capacitor becomes positive at positive voltage and both
devices have a phase peak in the back sweep. The phase peak of the MOS
capacitor extends over the same voltage range as the negative gate current IG
peak in a thin-film transistor (see inset, where VGS denotes the gate-source
voltage).
at traps close to the metal-insulator interface [18], [19], [22].
These trap charging mechanisms, which are typically slow pro-
cesses, can lead to a time delayed modulation of the dielectric
tunnel barrier [23]. Hence, the trap charging current itself as
well as a trap-related change in the tunneling transmission can
both lead to a NC response, where the measured current lacks
behind the applied voltage.
For the back sweep, θ of both structures rises when the
charges are de-trapped, leading to a capacitance increase. The
θ peak of the MOS capacitor appears in the same voltage
range as the negative IG (see inset, Fig. 12(b)) confirming
the relation between the increase of θ and the de-trapping.
The accompanied capacitance increase is an indirect sign of
NC because the series connection of a positive and negative
capacitance can result in an overall larger capacitance [27].
The co-existance of a capacitance rise and a SS reduction
below 60 mV/dec for the MOS devices indicate such NC
components in this material system. Concluding, these results
suggest that the SS reduction is caused by an embedded/hidden
NC that becomes active during charge exchange between the
gate dielectric and the gate electrode.
VI. CONCLUSION AND OUTLOOK
In summary, we have found that charge exchange between
the Cu gate electrode and the Al2O3 gate insulator has a
strong impact on IGZO TFTs. In our experimental results,
ID shows counter-clockwise hysteresis and the SS reduces
down to a minimum value of 46 mV/dec at room temperature.
We mentioned in [32] that, in this device, the positive charge
generation originates from impact ionization or multi-phonon
ionization at positive voltage and the de-trapping is achieved
through resonant tunneling. The latter, causing the SS reduc-
tion, appears to be promising for steep transistor switching.
This mechanism can be further investigated in quantum well
gate stacks where both trapping and de-trapping (from the
gate) happens through resonant tunneling, which may lead to
reduced hysteresis and steep SS in both sweep directions.
With our modeling, we have proven that the specifically
defined amplification factor αS applies to all FETs, where VCh
capacitively couples to Ψsem. As a condition, a SS reduction
requires that VCh changes in the same direction as VGS,
and consequently αS becomes >1. Finally, the existence of
NC in our material stack was shown by impedance-voltage
measurements. In conclusion, the charge exchange between
the gate electrode and the gate insulator provides a novel
opportunity for the investigation of ultra-steep SS devices.
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